CD4724BCN

CD4724BCN


Specifications
SKU
601904
Details

BUY CD4724BCN https://www.utsource.net/itm/p/601904.html
Dual 8-Bit Addressable Latch; Package: DIP; No of Pins: 16; Container: Rail
Description: CD4724BCN is a CMOS 4-bit binary counter/divider with reset. Features: High Speed Operation: tpd = 10ns (typ) at VDD = 5V Low Power Consumption: ICC = 4μA (max) at Ta = 25°C High Noise Immunity: 0.45V DD (min) Outputs Can Drive Up To 10 LSTTL Loads Fully Static Operation Medium Speed Operation: tpd = 30ns (typ) at VDD = 5V Low Input Current: 1μA (max) Wide Operating Voltage Range: VDD = 2.0V to 6.0V Applications: Frequency Division Clock and Timing Circuits Pulse Generation Modulo-N Counters Divide-by-2 and Divide-by-4 Applications (For reference only)

View more about CD4724BCN on main site