Details

---

BUY LFE2M100E-6FN900C-5I https://www.utsource.net/itm/p/12596400.html

Below is the parameter table and instructions for the LFE2M100E-6FN900C-5I FPGA from Lattice Semiconductor.

Parameter Table

Parameter	Symbol	Min	Typical	Max	Unit
Supply Voltage	VCC	1.1	1.2	1.3	V
I/O Supply Voltage	VCCIO	1.8	-	3.3	V
Configuration Voltage	VCC_CFG	1.8	-	3.3	V
Standby Current	Icc_STBY	-	100	-	渭A
Active Current	Icc_ACTIVE	-	500	-	mA
Operating Temperature	Toper	-40	-	100	掳C
Storage Temperature	Tstg	-65	-	150	掳C
Configuration Time	tCFG	-	10	-	ms
Clock Frequency	fCLK	-	500	-	MHz
Number of I/Os	NIO	-	900	-	-
Logic Cells	LC	-	100K	-	-
RAM Blocks	RAMB	-	2.7M	-	bits
DSP Blocks	DSPB	-	200	-	-

Instructions

1. Power Supply Connections:

   • Connect VCC to the core supply voltage (1.2V typical).
   • Connect VCCIO to the I/O supply voltage (1.8V to 3.3V).
   • Connect VCC_CFG to the configuration supply voltage (1.8V to 3.3V).

2. Configuration:

   • Use the appropriate configuration method (e.g., JTAG, SPI, or parallel) as specified in the device datasheet.
   • Ensure that the configuration voltage (VCC_CFG) is within the specified range during the configuration process.
   • Configuration time is typically around 10ms.

3. Operating Conditions:

   • Ensure that the operating temperature (Toper) is between -40掳C and 100掳C.
   • The storage temperature (Tstg) should be between -65掳C and 150掳C.

4. Current Consumption:

   • Standby current (Icc_STBY) is typically 100渭A.
   • Active current (Icc_ACTIVE) is typically 500mA.

5. Clocking:

   • The maximum clock frequency (fCLK) is 500MHz.

6. I/O Usage:

   • The device has 900 I/O pins available for use.
   • Ensure that the I/O voltages do not exceed the specified VCCIO range.

7. Internal Resources:

   • The device contains 100K logic cells, 2.7M bits of RAM, and 200 DSP blocks.
   • Utilize these resources according to your design requirements.

8. Handling:

   • Handle the device with care to avoid static discharge and physical damage.
   • Follow the recommended handling guidelines provided in the datasheet.

For detailed information and specific design considerations, refer to the Lattice Semiconductor datasheet and application notes for the LFE2M100E-6FN900C-5I.

(For reference only)