Details

---

BUY HC165 https://www.utsource.net/itm/p/12603399.html

Below is the parameter table and instructions for the HC165 (74HC165) 8-bit parallel-in/serial-out shift register.

Parameter Table

Parameter	Symbol	Min	Typ	Max	Unit
Supply Voltage	VCC	2.0	-	6.0	V
Input Voltage (High)	VIH	3.15	-	VCC	V
Input Voltage (Low)	VIL	0	-	0.8	V
Output Voltage (High)	VOH	VCC - 0.1	-	VCC - 0.1	V
Output Voltage (Low)	VOL	0	-	0.1	V
Input Current	II	-	1	-	渭A
Output Current (Source)	IOH	-	25	-	mA
Output Current (Sink)	IOL	-	25	-	mA
Propagation Delay	tpd	15	-	50	ns
Power Dissipation	PD	-	-	100	mW
Operating Temperature	TA	-40	-	85	掳C

Instructions

1. Pin Configuration:

   • 1-8: Data Inputs (D0-D7)
   • 9: Shift Register Clock (SRCLK)
   • 10: Shift Register Clock Inhibit (SRCLR)
   • 11: Parallel Load (PL)
   • 12: Serial Data Output (Q7)
   • 13: Serial Data Input (DS)
   • 14: Output Enable (OE)
   • 15: Ground (GND)
   • 16: V_CC

2. Basic Operation:

   • Parallel Load (PL): When PL is low, the data present on the parallel inputs (D0-D7) is loaded into the shift register.
   • Shift Register Clock (SRCLK): On the rising edge of SRCLK, the data in the shift register is shifted one position to the right.
   • Shift Register Clock Inhibit (SRCLR): When SRCLR is low, the shift register is cleared (all outputs are set to 0).
   • Serial Data Output (Q7): The data bit that has been shifted out of the last position (D7) appears at Q7.
   • Serial Data Input (DS): Data can be shifted into the first position (D0) from DS.
   • Output Enable (OE): When OE is low, the data in the shift register is output on the serial data output pin (Q7).

3. Example Usage:

   • Parallel Load:
     1. Set PL to low.
     2. Apply the desired data to D0-D7.
     3. Set PL to high to load the data into the shift register.
   • Serial Shift:
     1. Set SRCLR to high.
     2. Set OE to low.
     3. Apply a clock signal to SRCLK to shift the data.
     4. Read the data from Q7.

4. Timing Diagram:

   • A typical timing diagram would show the relationship between PL, SRCLK, SRCLR, and the data on Q7. Ensure that the setup and hold times for each signal are respected to avoid metastability issues.

5. Powering the Device:

   • Connect V_CC to the positive supply voltage (2.0V to 6.0V) and GND to the ground.

6. Handling Static Electricity:

   • Handle the device with care to avoid damage from static electricity. Use proper ESD protection measures.

By following these instructions and parameters, you can effectively use the HC165 shift register in your circuits.

(For reference only)