Details

---

BUY MC74HC73N https://www.utsource.net/itm/p/12608572.html

Below is the parameter table and instructions for the MC74HC73N dual J-K flip-flop with reset and preset.

MC74HC73N Parameter Table

Parameter	Symbol	Min	Typ	Max	Unit	Conditions
Supply Voltage	VCC	2.0	-	6.0	V
Input Low Voltage	VIL	0.3	-	1.5	V	VCC = 4.5V to 5.5V
Input High Voltage	VIH	3.5	-	5.0	V	VCC = 4.5V to 5.5V
Output Low Voltage	VOL	0.1	0.2	0.4	V	IOL = 8 mA, VCC = 4.5V to 5.5V
Output High Voltage	VOH	2.4	2.7	3.0	V	IOH = -0.4 mA, VCC = 4.5V to 5.5V
Propagation Delay Time	tpd	9	13	18	ns	VCC = 4.5V to 5.5V, TA = 25掳C
Power Consumption	Ptot	-	20	-	mW	VCC = 4.5V to 5.5V, fmax = 1 MHz
Operating Temperature Range	TA	-40	-	85	掳C
Storage Temperature Range	TSTG	-65	-	150	掳C

Instructions for MC74HC73N

Pin Configuration

1. 1 (J1): J input for Flip-Flop 1
2. 2 (K1): K input for Flip-Flop 1
3. 3 (CLR1): Active-low Clear input for Flip-Flop 1
4. 4 (PR1): Active-low Preset input for Flip-Flop 1
5. 5 (Q1): Q output for Flip-Flop 1
6. 6 (Q1*): Q-bar output for Flip-Flop 1
7. 7 (GND): Ground
8. 8 (CLK1): Clock input for Flip-Flop 1
9. 9 (CLK2): Clock input for Flip-Flop 2
10. 10 (Q2*): Q-bar output for Flip-Flop 2
11. 11 (Q2): Q output for Flip-Flop 2
12. 12 (PR2): Active-low Preset input for Flip-Flop 2
13. 13 (CLR2): Active-low Clear input for Flip-Flop 2
14. 14 (K2): K input for Flip-Flop 2
15. 15 (J2): J input for Flip-Flop 2
16. 16 (V_CC): Power supply

Functionality

• J-K Flip-Flop Operation:

  • When both J and K inputs are high, the flip-flop toggles on the rising edge of the clock (CLK).
  • When J is high and K is low, the flip-flop sets (Q = 1) on the rising edge of the clock.
  • When J is low and K is high, the flip-flop resets (Q = 0) on the rising edge of the clock.
  • When both J and K are low, the flip-flop holds its current state.

• Preset and Clear Inputs:

  • The active-low preset (PR) and clear (CLR) inputs can override the J-K inputs.
  • If PR is low, the flip-flop is set (Q = 1) regardless of the J-K inputs.
  • If CLR is low, the flip-flop is reset (Q = 0) regardless of the J-K inputs.
  • Both PR and CLR should be high during normal operation.

• Power Supply:

  • Connect V_CC to the positive power supply (2.0V to 6.0V) and GND to the ground.

• Clock Input:

  • The clock input (CLK) triggers the state change of the flip-flop on the rising edge.

Example Application

• Counter Circuit:

  • Connect the Q output of one flip-flop to the J and K inputs of the next flip-flop to create a binary counter.
  • Use the clock input to control the counting frequency.

• Synchronization:

  • Use the flip-flops to synchronize asynchronous signals to a common clock.

By following these parameters and instructions, you can effectively use the MC74HC73N in your digital circuits.

(For reference only)