Details

---

BUY CD4011 DIP14 https://www.utsource.net/itm/p/12610381.html

Parameter	Description
Package Type	DIP-14 (Dual Inline Package)
Logic Family	CMOS
Number of Gates	4 NAND gates
Supply Voltage (VDD)	3V to 18V
Input Voltage (VIH)	VDD - 1.5V to VDD
Input Voltage (VIL)	0V to VDD - 3.5V
Output Voltage (VOH)	VDD - 0.1V
Output Voltage (VOL)	0.1V
Propagation Delay	Typically 60ns at VDD = 15V
Operating Temperature	-55掳C to +125掳C
Storage Temperature	-65掳C to +150掳C

Instructions for Use:

1. Power Supply Connection: Connect the positive supply voltage (VDD) to pin 14 and ground (GND) to pin 7.
2. Signal Input: Apply input signals to the appropriate input pins of each NAND gate. Refer to the pin configuration for specific input and output pin numbers.
3. Signal Output: Take the output from the designated output pins of each NAND gate.
4. Handling Precautions: This device is sensitive to electrostatic discharge (ESD). Handle with care, using proper ESD protection measures.
5. Decoupling Capacitors: For stable operation, especially in noisy environments, place a decoupling capacitor between VDD and GND close to the IC.
6. Unused Inputs: Ensure all unused inputs are connected to either VDD or GND to prevent floating states which can lead to unpredictable behavior.

Pin Configuration:

Pin Number	Function	Pin Number	Function
1	Input A1	8	Output 2
2	Input B1	9	Input A3
3	Output 1	10	Input B3
4	Input A2	11	Output 3
5	Input B2	12	Input A4
6	Output 2	13	Input B4
7	GND	14	VDD
8	Output 2

Note: The CD4011 contains four independent 2-input NAND gates. Each gate has two input pins and one output pin.

(For reference only)