Details

---

BUY EP1S10F672I7 https://www.utsource.net/itm/p/12610961.html

Parameter	Description	Value
Device Type	FPGA (Field-Programmable Gate Array)
Family	Stratix I
Device	EP1S10F672I7
Package	FBGA (Fine-Pitch Ball Grid Array)	672 balls
I/O Banks	Number of I/O Banks	34
Configuration Memory	Configuration Memory Size	1.5 Mb
Configuration Modes	Supported Configuration Modes	Active Serial, Passive Serial, JTAG, AS Configuration
Configuration Voltage	Configuration Voltage Range	1.8 V to 3.3 V
Operating Voltage	Core Voltage (VCCINT)	1.5 V ± 0.075 V
Operating Voltage	I/O Voltage (VCCIO)	1.2 V, 1.5 V, 1.8 V, 2.5 V, 3.3 V
Operating Temperature	Commercial	0°C to +85°C
Operating Temperature	Industrial	-40°C to +85°C
Clock Resources	Global Clocks	8
Clock Resources	Regional Clocks	8 per region
PLLs	Phase-Locked Loops (PLLs)	2
Logic Elements	Total Logic Elements	9,216
Logic Elements	Adaptive Logic Modules (ALMs)	2,304
Embedded Multipliers	9x9 Multipliers	144
RAM Blocks	M4K Memory Blocks	144 blocks (each 4,096 bits)
JTAG Boundary Scan	JTAG Boundary Scan Support	Yes
Power Consumption	Typical Static Power	100 mW (at 1.5 V)
Power Consumption	Dynamic Power	Varies based on design activity

Instructions for Using EP1S10F672I7

1. Power Supply Connections:

   • Connect VCCINT (1.5 V) to the core power supply.
   • Connect VCCIO to the appropriate I/O voltage level (1.2 V, 1.5 V, 1.8 V, 2.5 V, or 3.3 V) depending on the I/O standard being used.

2. Configuration:

   • Use the supported configuration modes (Active Serial, Passive Serial, JTAG, AS Configuration) to program the device.
   • Ensure the configuration voltage is within the specified range (1.8 V to 3.3 V).

3. Clocking:

   • Utilize the global and regional clocks for clock distribution.
   • Configure the PLLs for clock generation and management.

4. I/O Usage:

   • Assign I/O pins to the appropriate banks and configure them according to the desired I/O standard.
   • Refer to the I/O bank table in the datasheet for specific pin assignments.

5. Thermal Management:

   • Ensure adequate cooling to maintain the operating temperature within the specified range.
   • Use heat sinks or other cooling solutions if necessary.

6. Testing and Debugging:

   • Use JTAG boundary scan for testing and debugging.
   • Verify the design using simulation tools before programming the FPGA.

7. Design Entry and Synthesis:

   • Use Altera’s Quartus II software for design entry, synthesis, and place-and-route.
   • Follow the design guidelines provided in the Quartus II Handbook for optimal performance.

8. Documentation:

   • Refer to the Stratix I FPGA Device Handbook and the EP1S10F672I7 datasheet for detailed information and specifications.

(For reference only)