Details

---

BUY MX25U12873FM2I-10G https://www.utsource.net/itm/p/12611474.html

Parameter	Symbol	Min	Typical	Max	Unit	Notes
Storage Capacity			128		Mbit
Number of Banks			4
Number of Sectors per Bank			256
Sector Size			4		Kbytes
Supply Voltage (Vcc)	Vcc	1.7		2.0	V
Operating Temperature	Toper	-40		85	掳C	Industrial temperature range
Data Retention			20		Years
Write Cycles (Endurance)			100,000
Page Program Time	tPP		2.5	5	ms
Sector Erase Time	tSE		300	400	ms
Bulk Erase Time	tBE		30	40	s
Read Access Time	tRAC		20	40	ns
Data Output Setup Time	tDS		0	10	ns
Data Output Hold Time	tDH		0	10	ns
Command Latch Enable Time	tCLE		0	10	ns
Address Latch Enable Time	tALE		0	10	ns
Write Enable Setup Time	tWES		0	10	ns
Write Enable Hold Time	tWEH		0	10	ns
Chip Enable Setup Time	tCES		0	10	ns
Chip Enable Hold Time	tCEH		0	10	ns
Output Enable Setup Time	tOES		0	10	ns
Output Enable Hold Time	tOEH		0	10	ns

Instructions:

1. Power Supply:

   • Ensure the supply voltage (Vcc) is within the specified range of 1.7V to 2.0V.

2. Temperature Range:

   • The device is rated for industrial temperature ranges from -40掳C to 85掳C.

3. Programming and Erasing:

   • Page Program Time: Ensure that the time taken to program a page does not exceed 5ms.
   • Sector Erase Time: Ensure that the time taken to erase a sector does not exceed 400ms.
   • Bulk Erase Time: Ensure that the time taken to erase the entire chip does not exceed 40 seconds.

4. Read Operations:

   • Read Access Time: The time from the falling edge of the chip enable (CE#) to the valid data output should be between 20ns and 40ns.
   • Data Output Setup Time: The data must be stable before the rising edge of the clock (tDS).
   • Data Output Hold Time: The data must remain stable after the rising edge of the clock (tDH).

5. Command and Address Latching:

   • Command Latch Enable Time: The command must be stable before the rising edge of the clock (tCLE).
   • Address Latch Enable Time: The address must be stable before the rising edge of the clock (tALE).

6. Write Enable Timing:

   • Write Enable Setup Time: The write enable signal (WE#) must be stable before the rising edge of the clock (tWES).
   • Write Enable Hold Time: The write enable signal (WE#) must remain stable after the rising edge of the clock (tWEH).

7. Chip Enable and Output Enable Timing:

   • Chip Enable Setup Time: The chip enable signal (CE#) must be stable before the rising edge of the clock (tCES).
   • Chip Enable Hold Time: The chip enable signal (CE#) must remain stable after the rising edge of the clock (tCEH).
   • Output Enable Setup Time: The output enable signal (OE#) must be stable before the rising edge of the clock (tOES).
   • Output Enable Hold Time: The output enable signal (OE#) must remain stable after the rising edge of the clock (tOEH).

8. Data Retention and Endurance:

   • Data retention is guaranteed for up to 20 years.
   • The device can withstand up to 100,000 write cycles.

9. Handling and Storage:

   • Handle the device with care to avoid electrostatic discharge (ESD) damage.
   • Store the device in a dry environment to prevent moisture damage.

(For reference only)